Go to file
2024-01-17 14:46:35 +01:00
fpga-files Synthesizing 2024-01-17 12:25:46 +01:00
simulation Semantic names for tester 2024-01-17 14:46:35 +01:00
src Make verilator split carry array 2024-01-17 14:38:27 +01:00
.envrc initial commit 2024-01-10 22:10:01 +01:00
.gitignore initial commit 2024-01-10 22:10:01 +01:00
flake.lock initial commit 2024-01-10 22:10:01 +01:00
flake.nix Move verilog-src to src, src/alu.v to src/alu/alu.v 2024-01-17 13:37:02 +01:00
verilator.nix initial commit 2024-01-10 22:10:01 +01:00