xenia/fox32-hw
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
18 Commits 1 Branch 0 Tags 88 KiB
C++ 66.3%
Verilog 19.3%
Nix 14.4%
4edeff9fe3
Go to file
xenia 4edeff9fe3 Include timing in tests
2024-01-17 14:38:14 +01:00
fpga-files Synthesizing 2024-01-17 12:25:46 +01:00
simulation Include timing in tests 2024-01-17 14:38:14 +01:00
src No overflow flag when not in addition nor subtraction mode 2024-01-17 13:58:14 +01:00
.envrc initial commit 2024-01-10 22:10:01 +01:00
.gitignore initial commit 2024-01-10 22:10:01 +01:00
flake.lock initial commit 2024-01-10 22:10:01 +01:00
flake.nix Move verilog-src to src, src/alu.v to src/alu/alu.v 2024-01-17 13:37:02 +01:00
verilator.nix initial commit 2024-01-10 22:10:01 +01:00